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Abstract—We investigate the impact on statistical variability
induced by random dopant fluctuations (RDF) and gate line edge
roughness (LER) acting separately and simultaneously in negative
capacitance (NC) FETs. In order to simulate the NCFETs, we
couple the 3D transistor simulator tool GARAND which is well
suited for statistical variability simulations, with the Landau -
Khalatnikov (L-K) model of the ferroelectric. We also explore
the impact of ferroelectric thickness scaling.
I. INTRODUCTION
The main driver for negative capacitance transistor research
has been their proven capability to achieve steeper subthresh-
old slopes than the Boltzmann limit of 60 mV/dec [1] in
conventional transistors. In addition, they have been shown
to yield higher drive currents than conventional MOSFETs
and display atypical characteristics like negative differential
resistance [2] and negative DIBL [3]. Consequently, they are
being researched actively for logic and memory applications
[4], [5]. Variability induced by the statistical nature of RDF
and gate LER play critical role in MOSFETs, and their impact
in limiting the performance of existing CMOS technologies
has been investigated comprehensively using 3D simulations
in the past [6], [7]. Analysis of process induced variability in
the critical dimensions of NC-FinFETs was reported earlier in
[8], while the suppression of RDF induced variability in bulk
NCFETs was recently analyzed [9]. In this paper we extend the
work to include gate LER and its interplay with RDF. We have
focused on bulk MOSFETs for two reasons - firstly, it is easier
to isolate the impact of NC effect, and secondly, employing
the NC effect can offer a new lease of life to these devices at
older technology nodes, possibly with minimal changes to the
existing production flow as has been demonstrated recently for
14 nm FinFETs [4].
II. SIMULATION APPROACH
We use the same simulation scheme as in [9]. The
NCFET in the MFMIS (Metal–Ferroelectric–Metal–Insulator–
Semiconductor) configuration [10] shown in Fig. 1 can be
simply treated as a series combination of a conventional
MOSFET and a ferroelectric capacitor connected at the gate
terminal. We use the 3-D statistical device simulator GARAND
[11] to obtain the charge-voltge and current-voltage charac-
teristics of the underlying baseline MOSFET, which are then
coupled to the steady-state L-K equation to obtain the NCFET
characteristics as summarised in Fig. 2. The internal metal
gate presents an equipotential surface to the ferroelectric layer
and thus simplifies the simulation allowing the use of the
Fig. 1. Cross-sectional schematic of a bulk Metal–Ferroelectric–Metal–
Insulator–Semiconductor NCFET (Gate length = 25nm).
single-domain approach for the ferroelectric. The potential
drop across the ferroelectric is evaluated using the steady-
state L-K equation [3], [12] with the reasonable assumption
of P ≈ QG (P is the polarization and QG is the gate charge).
To obtain the terminal characteristics of the NCFET we map
the internal gate bias to the external applied gate bias.
We perform 200 simulations for each scenario: RDF, LER,
and RDF and LER activated together. For LER, we use RMS
amplitude, ∆ = 0.67 nm, and correlation length, Λ = 25 nm.
The transport model used in the simulations is drift-diffusion
with density gradient quantum correction. From the statistical
simulations of the bulk device, current-voltage ensembles for
the NCFET are then evaluated for each case and analysed.
III. RESULTS AND DISCUSSION
We examine the impact of individual and combined vari-
ability sources on the main device figures of merit (FOM):
threshold voltage (VT ), OFF-current (IOFF), and ON-current
(ION) as a function of the ferroelectric thickness (tfe). The
variability-free nominal NC devices at each tfe are adjusted
to have the same IOFF as that of the baseline MOSFET for a
fair comparison.
First, we focus on the impact of the variability sources
on the mean values of the FOMs. As illustrated in Fig. 3(a),
both effects cause a lowering of VT in the reference MOSFET
(RDF affects VT significantly while LER only marginally).
But in case of NCFETs, RDF lowers while gate LER raises
Fig. 2. NCFET simulation flow: Vfe is the voltage drop across the ferroelectric, P is the polarization, QG is the gate charge density, α and β are the
ferroelectric parameters which can be expressed in terms of the coercive field, Ec and remnant polarization, Pr . tfe is the ferroelectric thickness. VGi and IDi
the internal gate voltage and drain current of baseline MOSFET while VG and ID correspond the post-processed gate voltage and drain current of the NCFET.
Doped HfO2 was used as the ferroelectric material with parameters taken from [13].
(a) (b)
(c) (d)
Fig. 3. Variation of mean values of (a) VT , (b) log10(IOFF) (c) ION (inset shows ION/IOFF ratio), and (d) SS with tfe in presence of RDF and LER
acting individually as well as together. Note that the reference bulk device nominal NCFET devices at each tfe are set to iso-IOFF. The variability-free case
has also been included as a reference.
(a) (b)
(c) (d)
Fig. 4. Variability (standard deviation) in (a) VT , (b) log10(IOFF), and (c) ION with tfe. The black dashed curves represent the calculated combined impact
of RDF and LER using (1) assuming them being independent. (d) Dependence of relative standard deviation (σ/µ) of ION on tfe.
the VT relative to a variability-free device at iso-IOFF. Their
combined impact results in an overall reduction of VT at
low tfe and a crossover to increased VT at higher tfe (>4
nm). In case of IOFF, both effects cause an increase in the
reference device as well as in NCFETs, however the effect of
RDF increases with tfe, while that of LER decreases resulting
in an overall decreasing trend. Fig. 3(c) shows the expected
increase in average ION with tfe. Although the ION/IOFF ratio
(shown in the inset) remains significantly lower than that for
the variability-free device, it is found to improve with tfe.
The average subthreshold slope is degraded in presence of
variability as shown in Fig. 3(d) even as it linearly improves
with tfe, going below 60 mV/dec.
Now we will discuss the impact on the standard deviations
in the FOMs. We find that RDF dominates over gate LER in
the reference as well as the negative capacitance transistors,
as is evident from all the sub-figures of Fig. 4. σVT linearly
reduces with increase in the ferroelectric thickness for both
RDF and LER, as shown in Fig. 4(a). Logarithm of the OFF-
current shows similar (but not as pronounced) suppression of
variability as depicted in Fig. 4(b). The standard deviation of
the ON-current, σION behaves differently for the two variability
sources with increase in tfe, and the total variability actually
increases. As ION in NCFETs is considerably higher than
in the baseline MOSFET, it is more insightful to compare
the relative standard deviation (σ/µ) which improves with
increased tfe as shown in Fig. 4(d).
Finally, we examine the inter-dependence of the way RDF
and LER affect the devices. If the different variability sources
impact a particular FOM independently, then the standard
deviation for the combined case can be expressed in terms
of the individual standard deviations as
σCombined =
√
σ2RDF + σ2LER (1)
We observe that (1) calculated using the individual contribu-
tions quite closely matches with the simultaneous case indi-
cating an independent RDF and LER behavior. All the above
trends including the suppression of VT and IOFF variability
and the dominance of RDF over LER can also be inferred
from the quantile-quantile plots shown in Fig. 5.
Typically, the intrinsic variations induce statistical variabil-
ity in the terminal characteristics by affecting the short channel
effects in the transistors. As the NCFETs have much better
short channel control (on account of the internal voltage gain
thanks to the NC effect), the impact of the variability sources
(a) (b) (c)
Fig. 5. Q-Q plots for (a) VT , (b) IOFF and (c) ION for the reference MOSFET (tfe = 0 nm), and NCFETs with tfe = 3 nm.
is expected to be reduced as long as variation in the internal
gain itself doesn’t start to dominate, an observation that is
supported by this study.
IV. CONCLUSION
In this work we have shown that including a ferroelectric
material as a source of negative capacitance in a conventional
MOSFET to realize negative capacitance field effect transistors
(NCFETs) not only results in improved dc performance, but
also leads to the suppression of the statistical variability due
to RDF and gate LER compared to the baseline MOSFET.
Further, we have demonstrated that RDF and LER induced
variabilities act almost independently, with RDF significantly
dominating over LER.
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